Bit Mapper - SHORT TERM COURSE IN VHDL / VERILOG

<% Dim con 'As ADODB.Connection '---------------------------------------------------------------------------------------- Set con = Server.CreateObject ("ADODB.connection") set rsDate = Server.CreateObject ("ADODB.Recordset") '---------------------------------------------------------------------------------------- con.Open DSN '---------------------------------------------------------------------------------------- strSQL = "SELECT Date1 FROM tblCourseDates" rsDate.Open strSQL , con, adOpenStatic , adLockReadOnly if not rsDate.EOF Then Date1 = rsDate.Fields("Date1") '---------------------------------------------------------------------------------------- %>

<% Function DateFormat(Date1) arrDate = Split(FormatDateTime(Date1,1),",") 'Tuesday ,March 14, 2006 DateFormat = arrDate(1) & arrDate(2) End Function%>

SHORT TERM COURSE - Certificate Courses


Course Name	Duration and Fees
Certificate Course In PLDs^new
Introduction To VLSI Programmable Logic Devices	Duration: 1 week
Certificate Course In DFT^new
Introduction To VLSI Design For Testability	Duration: 1 week
Certificate Course In DSP^new
Introduction To VLSI DSP Solutions Using VLSI	Duration: 2 week
Certificate Course In FPGA Backend^new
Introduction To VLSI FPGA Backend	Duration: 2 week
Certificate course in VHDL
Introduction to VLSI Introduction to VHDL Programmable Logic Devices	Duration: 1 week
Advanced Certificate course in VHDL
Introduction to VLSI Designing with VHDL Study of Programmable Logic Devices Emphasis on Simulation and Synthesis Issues	Duration: 2 weeks
Certificate Course in VLSI Design
Introduction to VLSI Designing with VHDL Programmable Logic Devices Emphasis on Simulation & Synthesis Issues	Duration: 1 month
Advanced Certificate Course in VLSI Design
Introduction to VLSI Designing with VHDL Simulation & Synthesis Issues Programmable Logic Device Architecture Digital Design aspects Timing Issues Advanced digital design Finite State Machines	Duration: 2 Months

Course Details


Theory Days: 1 ½ Hrs. Daily
Lab Days: 2 ½ Hrs. Daily


Eligibility


Graduates & Under-graduates having knowledge of Electronics. Selected student has to submit following document: Xerox Mark sheet of their recent qualification. Two-passport size photographs.

Back to Top

<% '---------------------------------------------------------------------------------------- End if rsDate.Close set rsDate = Nothing con.Close Set con = Nothing '---------------------------------------------------------------------------------------- %>